

CdS Thin Film Transistor Threshold voltage shift investigation

Wudyalew Wondmagegn


Department of Physics and Engineering, Frostburg State University, Frostburg MD 21532, USA, Phone: (301)687-7072, Fax: (301)687-7966, E-mail: wwondmagegn@frostburg.edu

Content

- Circuit applications tested with CdS transistor
 - Inverter
 - OPAMP
- Device Simulation Approaches
 - Uniform distribution of traps
 - Multigrain structure
- Results
- Conclusion

Circuit applications tested with CdS transistor


Inverter



- Active load inverter
- Transistors are defined as a physical device.

Fig.1 Inverter schematic based on CdS TFT

Transfer curve



- Uniform trap distribution employed
- The simulation suggested a slight difference interface charge between the load and switching transistor
- Best match with $3 \times 10^{11} \text{ cm}^{-2}$ and 10^{12} cm^{-2} interface charges for the **switching** and **load** transistors respectively.
- Results threshold voltage difference

Fig.2 Simulation Input-Output characteristics of the inverter.

Operational Amplifier




Table 1. Design parameters

$W_{1,2,6,7}$	$W_{3,4}$	W_5	W_{11-14}	$W_{8,9}$	W_{10}	L
$160 \mu\text{m}$	$100 \mu\text{m}$	$280 \mu\text{m}$	$320 \mu\text{m}$	$120 \mu\text{m}$	$320 \mu\text{m}$	$20 \mu\text{m}$

C_L	$V_{DD}, V_G_{M10}, V_G_{M5}$	V_{SS}
10pF	20V	-20V

Fig.3 Circuit schematics of all n-type topology




Table 2. Performance parameters of all n-type OPAMP topology


Gain (V/V)	Gain (dB)	$f_{3\text{db}}$ (Hz)	Unit gain freq. (Hz)	Phase margin (degrees)
19.8	25.9	188.8	1.6k	69

Fig.4 Gain and Phase plots


Device Simulation

Simulated device dimensions


- 10 μm long gold S/D electrodes
- 100 μm chromium gate electrode
- The gate oxide is a 90 nm thick HfO₂.



(a)



(b)



(c)

Fig.5 (a) Uniform distribution of traps and defects, (b) Channel divided in to multiple grains,
(c) COMSOL Mesh structure

Table 3 Summary of material parameters used in both simulation approaches

Material	Parameter	Values
CdS (active material)	Band-gap	2.42 eV
	Electron affinity	4.0 eV
	Electron low field mobility	4.3 cm ² /V-s
	Hole low field mobility	0.3 cm ² /V-s
	Thomas Claughey beta parameters	$\beta_p = 1$ $\beta_n = 2$
	Relative permittivity	8.9
	Donor doping	10 ¹⁶ cm ⁻³
	Density of states	10 ²¹ cm ⁻³
HfO₂ (dielectric)	Relative permittivity	17
CdS/HfO₂	Interface charge (number density)	10 ¹¹ cm ⁻²
Al (S, D contacts)	Workfunction	4.1 eV
Cr (G contact)	Work function	4..37 eV

Computational Methods:

COMSOL Semiconductor Module is used to solve Poisson and Continuity equations:

$$-\nabla \cdot (\epsilon \nabla V) = q(p - n + N_D^+ - N_A^-)$$

$$\frac{\partial n}{\partial t} = -\frac{1}{q} J_n - U_n$$

$$\frac{\partial p}{\partial t} = -\frac{1}{q} J_p - U_p$$

Exponential Trap distribution

$$g_{TA}(E) = n_{TA} \exp\left[-\frac{E - E_C}{w_{TA}}\right]$$


$$g_{TD}(E) = n_{TD} \exp\left[-\frac{E_V - E}{w_{TD}}\right]$$

Gaussian Trap distribution


$$g_{GA}(E) = n_{GA} \exp\left[-\left(\frac{E_{GA} - E}{w_{GA}}\right)^2\right]$$

$$g_{GD}(E) = n_{GD} \exp\left[-\left(\frac{E - E_{GD}}{w_{GD}}\right)^2\right]$$

Results



(a)



(b)

Fig. 6. (a) $I_d - V_d$ curves for different gate voltage
(b) $I_d - V_g$ curves

Conclusion

- Semiconductor Module used to study threshold voltage shift
- Interface and bulk traps models used with Gaussian and exponential distribution
- Simulation issues - convergence